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ABSTRACT 
Interfaces dominate heat conduction in nanostructured systems, and much work has focused on 
methods to enhance interfacial conduction. These approaches generally address planar interfaces, 
where the heat flux vector is everywhere normal to the interface. Here, we explore a 
nanostructured interface geometry that uses nonplanar features to enhance the effective 
interfacial conductance beyond what is possible with planar interfaces. This interface consists of 
interdigitating Al pillars embedded within SiO2 with characteristic feature size ranging from 100 
nm to 800 nm. The total sidewall surface area is modulated to highlight the impact of this 
additional channel by changing the pillar-to-pillar pitch 𝐿! between 1.6 µm and 200 nm while 
maintaining the same Al:SiO2 fill fraction. Using optical pump-probe thermoreflectance 
measurements, we show that the effective conductance of a ~65 nm thick fin layer monotonically 
increases with decreasing 𝐿!, and that the conductance for 𝐿! = 200 nm is more than twice the 
prediction for a layered stack with the same volume ratio and a planar interface. Through a 
combination of Boltzmann transport modeling and finite element calculations, we explore the 
impact of the pitch 𝐿! and the pillar aspect ratio on effective thermal conductance. This analysis 
suggests that the concept of nanostructured interfaces can be extended to interfaces between 
diffusive and quasi-ballistic media in highly scaled devices. Our work proposes that the 
controlled texturing of interfaces can facilitate interfacial conduction beyond the planar interface 
regime, opening new avenues for thermal management at the nanoscale.   
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INTRODUCTION 
Interfaces strongly influence thermal transport in nanostructured systems and have 
become a primary impediment to thermal management in many applications such as 
nanoelectronics [1, 2], energy conversion devices [3-5], and nanophotonics [6-8]. Much research 
has targeted an improved understanding of the impact on the thermal interfacial resistance of the 
phonon density-of-states mismatch [9, 10], near interfacial defects such as vacancies and 
dislocations [11-15], interface roughness [16-18], phonon inelastic scattering [19-21], electron-
phonon interactions [22-25], among other factors. Current approaches to enhancing interfacial 
thermal transport rely primarily on improving interface quality, accomplished by reducing 
surface roughness and mitigating near-interfacial defects [21, 26, 27], or through the introduction 
of vibrational and lattice-matching interlayers [17, 28]. While the specifics vary, the unifying 
theme among existing approaches is that they involve planar interfaces, where the heat flux 
vector is everywhere parallel to the surface normal. In order to push the limits with planar 
interfaces, new approaches are required that can enhance thermal transport beyond what is 
currently possible.  
In this work, we explore an interface geometry that comprises non-planar features with 
characteristic length scales down to 100 nm. Through the creation of nano-fabricated fin-like 
projections, we increase the total area of contact and make the interfacial heat flow three-
dimensional in localized regions. This nonplanarity increases the area for heat flow, which 
enhances the effective interfacial conductance. Our approach is inspired by macro-scale fin 
arrays that are conventionally used to enhance heat transfer between solid surfaces and fluids by 
increasing contact area [29]. Previous research has explored the use of micro-structured surfaces 
for thermal interface materials at the chip packaging level [30, 31], and computational studies 
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have suggested that the extension of this idea to atomic length scales can be beneficial to 
interfacial conduction [32]. However, the demonstration of nanostructured interfaces between 
solids in intimate contact, e.g. a stack of layered thin films, has proved challenging so far. Here, 
we demonstrate that a significant enhancement in thermal conduction is possible in a nanoscale 
solid-state fin array when the fin-pitch becomes comparable to the thermal healing length along 
the layer of nanostructured interfaces.[33] Using Boltzmann transport modeling and finite 
element simulations, we show that the thermal conduction across sidewall interfaces plays an 
increasingly important role in the conduction across structured interfaces as fin dimensions 
decrease. We propose that controlled nonplanarity can be useful for enhancing the effective 
thermal conductance of an interface between any pair of solid materials with sufficient contrast 
in thermal conductivity and comparable magnitude of volumetric and interfacial resistances.  
 
THERMAL CHARACTERIZATION OF NANOSTRUCTURED FIN ARRAY 
We explore the concept of nanostructured interfaces experimentally by fabricating a 
nanostructured fin array (NFA) between adjacent layers of Al and SiO2. The fin array comprises 
a layer of interdigitating teeth-like structures extending between Al and SiO2, with cuboidal 
pillars of Al embedded within the SiO2 in the form of a periodic square lattice, as shown in Fig. 1. 
The pillars have a nominal thickness of ~65 nm, and a constant Al:SiO2 fill fraction of 1:3. The 
square lattice has a pitch LP that varies between 200 nm and 1.6 µm. With decreasing LP (while 
maintaining constant thickness), the aspect ratio of Al pillars increases, which leads to increased 
contact area at sidewall interfaces. Direct contact between the Al pillars and the top contiguous 
Al layer used for thermoreflectance measurements ensures that this configuration effectively acts 
to extend the area of contact between adjacent layers of Al and SiO2 through the creation of 
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finger-like extensions at the interface (see Supplementary Information for sample fabrication 
details). At constant fill fraction, as LP decreases, a larger fraction of the heat flux from the Al to 
SiO2 flows through the Al pillars, causing an increase in the effective conductance of the 
structured interface. We compare the effective thermal conductivity of the nanostructured fin 
layer with that of the reference stack, which is defined as a layered structure with the same 
Al:SiO2 volume ratio and Al-SiO2 thermal interfacial resistance with no nanostructured fins 
present.  
 
Time-domain Thermoreflectance 
We measure the effective thermal conductivity of the nanostructured fin array layer in the 
film-normal direction, 𝜅!"#, using time-domain thermoreflectance (TDTR), an optical pump-
probe technique [11, 34, 35]. TDTR technique utilizes ~ 9 ps optical pulses from a pump source 
to heat up the surface of a sample coated with a thin Al transducer layer, and time-delayed probe 
pulses to interrogate the temporal changes in transducer reflectivity as heat diffuses into the 
sample of interest (see Supplementary Information for the details of TDTR). A schematic of our 
multilayer sample stack is shown in Fig. 2(a). We treat the stack as comprising three layers on 
top of a semi-infinite silicon substrate: (from top to bottom) the Al transducer, the nanostructured 
fin array layer, and SiO2. The fin array layer is assumed to be laterally homogeneous, and 
isotropic, although we are insensitive to its in-plane conductivity because the thermal penetration 
depth (~250 nm at 4 MHz) is much smaller than the laser spot size (~10 µm). We assume 
literature values for the thermal conductivity of the SiO2 and Si [36], and for the volumetric 
specific heat of the Al [37], SiO2 [38] and Si [39]. To determine the thermal conductivity of the 
Al transducer layer, we perform four probe measurements of electrical conductivity of a 
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patterned metal line on a SiO2/Si substrate, which is metallized at the same time as the transducer 
layers for TDTR samples. Using the Wiedemann-Franz Law, the thermal conductivity of the 
transducer layer is estimated to be ~94 W m-1 K-1. Since all the samples are prepared on the same 
wafer, we assume that they have the same Al transducer conductivity. The thermal interfacial 
resistance between the Al transducer layer and SiO2 is measured using TDTR and is found to be 
~4.4 m2 K GW-1 on a sample comprising Al [94 nm] / SiO2 [157 nm] / Si. We assume that this 
thermal interfacial resistance also applies between the Al transducer and the nanostructured fin 
array layer in all of our samples. The thermal interfacial resistance between SiO2 and Si is 
assumed to have a nominal value of 5 m2 K GW-1.[40] The volumetric specific heat of the fin 
layer is taken to be a 1:3 volume weighted average of Al and SiO2. This leaves the cross-plane 
thermal conductivity of the fin layer, 𝜅!"# as the only unknown parameter, which is extracted by 
fitting the data to the 3D heat diffusion model. In a later section, we calculate the performance of 
hypothetical, highly-scaled fin-arrays where quasi-ballistic effects within the Al might become 
more important. Error bars in 𝜅!!" are predominantly based on uncertainties in the thickness of 
the nanostructured fin array layer, as measured by transmission electron microscopy (TEM). 
They also include the impact of aluminum oxidation on the interface between Al pillars and the 
top Al transducer and on heat capacity of Al transducer layer. (See Supplementary Information 
for uncertainty propagation and sensitivity analysis.) 
The experimental results show that 𝜅!"#  increases with decreasing pitch of the 
microfabricated pillars, as shown in Fig. 2(b). Specifically, 𝜅!"# for 𝐿! = 200 nm is ~1.7 times 
that for 𝐿! = 1.6 µm, more than two times the reference value with the same volume fraction of 
Al:SiO2. This is mainly due to the increased contact area between Al and SiO2 as the pitch 𝐿! 
decreases. To understand the physical mechanisms responsible for this enhancement in effective 
 8 
conductance of the nanostructured fin array layer, we analyze the various thermal conduction 
channels through the sample stack. The heat injected into the Al transducer predominantly flows 
into the pillars due to the much smaller thermal resistance of the Al pillars as compared to the 
surrounding SiO2. The heat conducts three-dimensionally across the structured interface in the 
cross-plane (normal to the interface) and in-plane (parallel to the interface) directions. The in-
plane heat flow contributes to the increase in the effective cross-plane thermal conductance of 
the nanostructured fin array layer as pitch 𝐿! decreases.  
 
SIMULATION OF NANOSTRUCTURED FIN ARRAY 
We use finite element numerical simulations to further investigate thermal conduction in 
the nanostructured fin array. The effective thermal conductivity of the fin layer is calculated by 
solving the heat diffusion equation within a geometry shown in Fig. 1 (see Supplementary 
Information for the details of the finite element simulations). To consider the size effects on the 
Al pillars, we treat Al pillars and the Al transducer layer to have separate thermal conductivity, 
and the value for the pillars is obtained using a model based on the kinetic theory as discussed 
below. We use the same thermophysical properties for the other materials and interfaces as used 
in the TDTR model shown in Fig. 2(a).  
 
Modeling Thermal Conductivity of Nanostructured Fin 
We use a model based on the kinetic theory to estimate the reduction in the thermal 
conductivity of Al pillars with decreasing pitch. The thermal conductivity of Al is the summation 
of the electron and phonon thermal conductivities, and the bulk thermal conductivity of each 
carrier can be written,  
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 𝜅!",!"#$ = 13𝐶𝑣Λ!"#$!! 𝑑𝜔!  (1) 
where 𝐶,  𝑣, and Λ!"#$ are the volumetric heat capacity, the velocity, and the mean free path 
(MFP) of energy carrier in bulk Al, respectively. 𝑠  is band/mode index, and 𝜔  is angular 
frequency. As the pitch 𝐿! decreases, there is an increase in boundary scattering of the energy 
carriers within the Al pillars; this effect becomes significant when the feature size approaches the 
MFP of bulk Al Λ!"#$. The MFPs of the electrons range from 1 nm to 20 nm at 300 K, and the 
MFPs of the phonons span from ~1 nm to ~8 nm at 300 K [41]. The Al pillar thermal 
conductivity of each carrier is written,  
 𝜅!"##$% = 13𝐶𝑣Λ!"##$%!! 𝑑𝜔!  (2) 
By changing variables from 𝜔 to Λ!"#$, Eq.(2) becomes [42]  
 𝜅!"##$% = − 13𝐶𝑣Λ!"#$ 𝑑Λ!"#$𝑑ω !!!!! Λ!"##$%Λ!"#$ 𝑑Λ!"#$ (3) 
where the term in square brackets is the contribution of each MFP to thermal conductivity. The 
MFPs of Al pillar Λ!"##$% is calculated using Matthiessen’s rule, and the MFP is given by  
 Λ!"##$%   !! = 𝑑!"#$%!! + Λ!"#$!! + Λ!"#$%&'(!!   (4) 
where 𝑑!"#$% is the averaged grain size, Λ!"#$ is the MFP of bulk Al, and Λ!"#$%&'( is the MFP 
caused by boundary scattering. We obtain the MFP distribution for bulk Al and its contribution 
to the thermal conductivity from Jain et al. [41]. We use the measured Al transducer thermal 
conductivity to estimate the averaged grain size dgrain to be ~12 nm, which is within a typical 
range of grain sizes in an evaporated Al film [43, 44]. We note that the averaged grain boundary 
can be larger than the estimated grain size since the value includes possible impact of impurity 
and imperfections. We assume that the grain size in the Al pillar is the same as in the transducer 
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since the metallization conditions for the transducer and the pillars are identical. The MFPs due 
to boundary scattering, Λ!"#$%&'( , is calculated using Monte-Carlo approach. [45, 46] The 
thermal conductivity of Al pillars is estimated to be suppressed from ~92 Wm-1K-1 to ~80 Wm-1K-
1 upon reducing the half pitch from 1 µm to 100 nm with 25% of Al volume fraction, when the 
thickness of pillars is fixed to 65 nm. We note that the ballistic effect on Al pillars becomes 
significant when 𝐿! is smaller than 200 nm. (See the Supporting Information for details of 
calculations.) 
 
THERMAL CONDUCTION MECHANISMS IN NANOSTRUCTURED INTERFACES 
To identify the various thermal conduction pathways and determine how the resistance of 
each pathway changes with 𝐿! , we conduct simulations for four different cases:  sidewall 
thermal boundary resistances of 0, 5, 20 m2 K GW-1, and the limit of infinite thermal boundary 
resistance. Besides thermal conduction normal to the plane, three different planar conduction 
pathways are involved, namely, constriction in the top Al, spreading in the SiO2 fin array below, 
and conduction through sidewall interfaces within the nanostructured fin array as shown in Fig. 
3(a). The contribution of each pathway to the net thermal conduction is a function of 𝐿!. For 
instance, with decreasing 𝐿!, the reduced travel distance for heat flux in the lateral direction 
leads to a decrease in the constriction and spreading resistances. The effect is an increase in 𝜅!"# 
with decreasing pitch for the case of infinite sidewall thermal resistance of sidewall interfaces as 
shown in Fig. 2 (b).  
The measured effective thermal conductivity of the nanostructured fin array layer is still 
higher than the computed 𝜅!"#  value with infinite sidewall interfacial resistances. This 
difference is attributed to the impact of thermal conduction through sidewall interfaces. The 
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effective conductivity 𝜅!"# depends on the thermal resistance of sidewall interfaces between the 
Al pillar and the SiO2 in the fin layer, and the sensitivity increases with decreasing pitch. We 
note that thermal conduction through sidewall interfaces becomes a major conduction path, 
which rarely plays an important role in interfacial thermal conduction.  
By comparing our experimental data with finite element simulations, we estimate that the 
thermal resistance of sidewall interfaces lies in the range 5 to 20 m2 K GW-1. This resistance of 
the sidewall interface is higher than the experimentally measured value of the Al-SiO2 planar 
interface (4.4 m2 K GW-1) possibly due to anisotropic etching and directional metallization; 
however, the value is still within the typical range for many metal-dielectric interfaces [9, 47-49]. 
We note that these experimentally measured values are often larger than the theoretical 
predictions based purely on acoustic mismatch and phonon-electron coupling, mainly due to 
extrinsic factors such as near interfacial defects, roughness and adsorbed impurities. As LP 
decreases, thermal conduction through sidewall interfaces dominates the temperature distribution 
in the SiO2 region of the nanostructured fin array. Fig. 3(a) shows the temperature distribution in 
cross section of the unit cells for LP = 1 µm and LP = 200 nm. For LP = 200 nm, the lateral 
temperature gradient extends within the entire SiO2 region between two adjacent fins, while for 
LP = 1 µm, it is limited to the vicinity of the fin. This indicates that the embedding material of the 
nanostructured fin array layer, which is SiO2 in this work, increasingly participates in cross-plane 
heat transfer as pitch decreases.  
 
Thermal Conduction through Sidewall Interfaces 
Among the different thermal conduction pathways, transport across sidewall interfaces 
becomes a major conduction channel in the nanostructured interfaces as the pitch decreases. We 
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estimate the thermal resistance offered to heat flow across the sidewalls of the Al pillars by 
analyzing the distribution of temperature and its gradient in their vicinity. This provides insights 
for relevant length scales of in-plane conduction, which can be useful in interface design. The 
mismatch in thermal conductivity between Al and SiO2 works together with the local interface 
resistance and the geometry to induce lateral conduction. The contrasting thermal conductivities 
of the two materials, in this case Al and SiO2 (𝜅!" = 94 W m-1 K-1 and 𝜅!"!! = 1.38 W m-1 K-1), 
sets up a temperature profile that exponentially decays in the in-plane direction with a 
characteristic length, 𝐿!  [33]. We build a simplified thermal circuit model for the nanostructured 
fin array based on the layered stack configuration in Fig. 2(b), and the circuit is shown in Fig. 
3(c). We note that constriction resistance in the Al can be neglected compared to spreading 
resistance in the SiO2 since the thermal conductivity of Al is ~ 70 times higher than SiO2.. 
Thermal resistance that is presented to heat flux going through sidewall interfaces is decoupled 
into the boundary resistance, 𝑇𝐵𝑅"!", and the resistance of SiO2 in the pillar layer, denoted 
as  𝑅"!". The resistance 𝑅"!" is approximately, 
 𝑅"!" ≅ 2𝐿!𝜅!"#! (5) 
The characteristic length Lc, known as the healing length along the layer of the nanostructured 
array, is ~ 𝑡!"#𝑡!"#!/2, where 𝑡!"#  and 𝑡!"#! are the thicknesses of the fin-array layer and 
contiguous SiO2 layers, respectively [29, 33]. (see Supplementary Information for details of 
thermal circuit derivation and analysis.) For the geometries used in this work, 𝐿!  ≈ 50 nm. We 
note that 𝐿!  should be smaller than ~ 𝐿!/12 to have most of the temperature rise decay within the 
unit cell. When 𝐿! is smaller than 600 nm, 𝐿!  is geometrically limited by the pitch, and is 
therefore ≈ 𝐿!/12. In this regime, 𝑅"!" becomes proportional to the pitch 𝐿!, and the resistance 
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with 𝐿! = 200 nm is ~24 m2 K GW-1, which is comparable to 𝑇𝐵𝑅"!". With decreasing pitch, the 
boundary resistance 𝑇𝐵𝑅"!" plays an increasingly important role in the conduction pathway 
across sidewall interfaces.  
 
DESIGN GUIDELINES FOR NANOSTRUCTURED INTERFACES 
We further explore the impact of the aspect ratio and pitch from diffusive to quasi-
ballistic transport regime in Al pillars, and this provides design guidelines for nanostructured 
interfaces. We calculate 𝜅!"# varying the aspect ratio 𝑡!"##$%/𝑤!"##$% from 0.1 to 10 with 𝐿! = 40 
nm, 200 nm, and 1.0 µm, where 𝑡!"##$% and 𝑤!"##$% are the thickness and the width of the Al 
pillars, respectively, as shown in the inset of Fig. 4. The reduction in thermal conductivity of the 
Al pillars is calculated using a model based on the kinetic theory (see inset of Fig. 4). The result 
of finite element calculations with pitch-dependent and constant Al thermal conductivity 𝜅!"##$%, 
are shown with solid and dashed lines, respectively. The impact of the aspect ratio can be 
grouped into two regimes: 𝑡!"##$%/𝑤!"##$% < 1 and 𝑡!"##$%/𝑤!"##$% > 1. When 𝑡!"##$%/𝑤!"##$% < 1, 𝜅!"# increases very slowly with aspect ratio as shown in Fig. 4, since the interfacial resistance of 
sidewall interfaces 𝑇𝐵𝑅"!" is larger than the resistance of other conduction paths. On the other 
hand, when 𝑡!"##$%/𝑤!"##$% > 1, 𝜅!"# increases rapidly with increasing aspect ratio, mainly due 
to the increased thermal conduction through sidewall interfaces. In this regime, the impact of the 
reduction in 𝜅!"##$% becomes pronounced, as shown by the difference between solid and dashed 
lines in Fig. 4. Even though the reduced thermal conductivity may negatively impact thermal 
conduction over the fin array, the enhancement due to increased contact area is beneficial for any 
aspect ratio. We note that 𝜅!"# collapses onto a single curve for the case of constant 𝜅!"##$% 
when 𝑡!"##$%/𝑤!"##$% > 1 while such convergence is not observed when  𝑡!"##$%/𝑤!"##$% < 1 due 
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to the non-negligible spreading and constriction resistances. This analysis suggests that the 
concept of nanostructured interfaces can be extended to a combination of a diffusive medium and 
a quasi-ballistic medium despite a reduction in the thermal conductivity of the quasi-ballistic 
medium. 
We note that if this idea must be extended to interfaces between two materials which both 
have long intrinsic mean free paths compared to the feature size, additional factors will need to 
be considered in the design process. While nanostructuring the interface through fin-like 
projections will increase the thermal conductance, decreasing feature sizes could also lead to 
lower near-interfacial thermal conductivities in the adjacent materials. This suggests an optimum 
pitch where the total thermal conductance is maximized, when the competing effects of increased 
contact area and phonon size-effects balance each other out. This merits further study and is the 
focus of ongoing work. 
 
CONCLUDING REMARKS 
In the present work, we show that the solid-state nanostructured fin array is a new and 
promising approach to lower the thermal boundary resistance. We demonstrate that the 
nanostructured fin array with 𝐿! = 200 nm enhances interfacial thermal conductance by more 
than a factor of two compared to an equivalent volume of stacked materials with a planar 
interface. The enhanced thermal conduction of the nanostructured fin array is immediately 
applicable to the design of near-junction layers for thermally limited electronics such as 
integrated nanoelectronics and silicon-on-insulator (SOI) devices. Numerical simulations and 
theoretical calculations identify the contribution of the various conduction mechanisms in the 
nanostructured fin array, namely constriction and spreading resistances and heat conduction 
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across sidewalls. This highlights the role of sidewall interfaces in thermal transport for highly 
integrated nano-systems. We use a reduced-order analysis, which provides design guidelines for 
solid-solid interfaces. This simplified reduced-order model can also be applied to the complex 
simulation of many practical nanostructures, such as interconnects in microelectronics. We 
further discuss the impact of quasi-ballistic effects within the Al pillars in hypothetical, highly-
scaled fin-arrays, and show that the nanostructured fin array remains an effective solution in this 
regime.   
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Figure 1. (a) Schematic of nanostructured fin array (NFA). (b-g) Plan-view scanning electron 
microscopy (SEM) images for samples with different pitch LP, taken before deposition of Al 
transducer layer. (h, i) Cross-sectional transmission electron microscopy (TEM) images for 
samples with LP = 200 nm and LP = 1.0 µm. The Al regions in the nanostructured fin array and 
the top transducer layers are false-colored in green.  (b-g) and (h-i) share scale bars shown on (b) 
and (h), respectively. 
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Figure 2. (a) Schematic of sample stack used to analyze time-domain thermoreflectance data. 
The nanostructured fin array (NFA) is assumed to be a homogeneous layer. t, CV, and κ denote 
thickness, volumetric heat capacity, and thermal conductivity of a layer, respectively. Dashed 
lines indicate interfaces with finite resistance (b) Effective cross-plane thermal conductivity of 
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the nanostructured fin array layer, κNFA, as a function of the pitch, LP. The measurement results 
are shown as red circles with error bars, and the dashed lines are obtained from the finite-element 
simulations with different values of the sidewall thermal boundary resistance. The black solid 
line indicates the reference case when the samples have a layered structure as shown in the 
bottom-right of the plot.  
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Figure 3. (a,b) Temperature profiles corresponding to LP = 1 µm and LP = 200 nm, calculated 
using the finite-element method. The black solid and dashed lines are isotherms and the 
boundary of the nanostructured fin array (NFA), respectively.  (a) The dashed arrows show the 
thermal conduction mechanisms within the stack. (c) Simplified thermal circuit model for the 
system showing the various thermal pathways including spreading resistance, across SiO2 in the 
layer of nanostructured fin array, and sidewall interface. The subscripts Al and Fin indicate the 
transducer and metal embedded in SiO2, respectively, and SW indicates sidewall. TFin,top and 
TFin,bottom are the averaged temperatures on the top and bottom boundaries of the fin layer.  
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Figure 4. The effective thermal conductivity of the nanostructured fin array (NFA) κNFA with 
varying aspect ratio (defined as the ratio of the pillar thickness, tPillar to the pillar width, wPillar). 
The Al:SiO2 fill fraction in all cases is 25%, and 𝑇𝐵𝑅"!" is set to 4.4 m2 K GW-1 for all 
interfaces between Al and SiO2. Solid and dashed lines denote κNFA calculated with pitch-
dependent and constant Al thermal conductivity (κPillar), respectively. The inset shows κPillar as a 
function of aspect ratio ranging from 0.1 to 10. The red, green, and blue colors correspond to 
pitch LP = 1000 nm, 200 nm, and 40 nm, respectively. The black solid line indicates the 
reference layered structure as shown in Fig. 2(b).  
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NOMENCLATURE 𝐶 heat capacity 𝑑!"#$% grain size 𝐿!  healing length along the layer of the nanostructured array 𝐿! pillar-to-pillar pitch 𝑅" volumetric thermal resistance 𝑇𝐵𝑅" thermal boundary resistance 𝑠 band/mode index 𝑡!"##$% thickness of pillar 𝑣 velocity of energy carriers 
Vin in-phase voltage signal on lock-in amplifier  
Vout out-of-phase voltage signal on lock-in amplifier 𝑤!"##$% width of Al pillar 
Greek Symbols 𝜅 thermal conductivity 𝜅!" thermal conductivity of Al transducer, ~94 W m-1 K-1 𝜅!"# thermal conductivity of a nanostructured fin array in cross-plane direction 𝜅!"##$% thermal conductivity of Al pillar 𝜅!"!! thermal conductivity of SiO2, 1.38 W m-1 K-1 Λ	   mean free path of energy carriers 𝜔 angular frequency of phonon 
Subscripts 𝑏𝑜𝑢𝑛𝑑𝑎𝑟𝑦 due to boundary scattering 𝑏𝑢𝑙𝑘 due to scattering mechanisms in bulk Al 𝑆𝑊 sidewall interfaces 
 
Supplementary Information 
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Additional information on sample fabrication, sample dimensions, experimental details of time 
domain thermoreflectance (TDTR), TDTR sensitivity and uncertainty analysis,  details of finite 
element simulations, estimation of grain size, mean free paths due to boundary scattering in Al 
pillar, and mathematical details of reduced order analysis. 
AUTHOR INFORMATION 
Corresponding Author 
*E-mail: goodson@stanford.edu. 
ACKNOWLEDGMENT 
This work is supported by Semiconductor Research Corporates (Agreement No. 2012-OJ-
2308). The authors acknowledge the use of the Stanford Nano Shared Facilities (SNSF) of 
Stanford University for sample preparation and characterization.    
 23 
REFERENCES 
[1] M. M. Waldrop, The chips are down for Moore’s law, Nature News, vol. 530, pp. 144-
147, 2016. 
[2] K. Kim, B. Song, V. Fernández-Hurtado, W. Lee, W. Jeong, L. Cui, et al., Radiative heat 
transfer in the extreme near field, Nature, vol. 528, pp. 387-391, 2015. 
[3] M. T. Dunham, M. T. Barako, S. LeBlanc, M. Asheghi, B. Chen, and K. E. Goodson, 
Power density optimization for micro thermoelectric generators, Energy, vol. 93, pp. 
2006-2017, 2015. 
[4] J. Lim, H.-T. Wang, J. Tang, S. C. Andrews, H. So, J. Lee, et al., Simultaneous 
thermoelectric property measurement and incoherent phonon transport in holey Silicon, 
ACS Nano, vol. 10, p. 124, 2016. 
[5] N. S. Lewis and D. G. Nocera, Powering the planet: Chemical challenges in solar energy 
utilization, Proc. Natl. Acad. Sci. USA, vol. 103, pp. 15729-15735, 2006. 
[6] Z. Li, S. Tan, E. Bozorg-Grayeli, T. Kodama, M. Asheghi, G. Delgado, et al., Phonon 
dominated heat conduction normal to Mo/Si multilayers with period below 10 nm, Nano 
Lett., vol. 12, pp. 3121-3126, 2012. 
[7] Y. X. Yeng, M. Ghebrebrhan, P. Bermel, W. R. Chan, J. D. Joannopoulos, M. Soljačić, et 
al., Enabling high-temperature nanophotonics for energy applications, Proc. Natl. Acad. 
Sci. USA, vol. 109, pp. 2280-2285, 2012. 
[8] Q. Bao and K. P. Loh, Graphene photonics, plasmonics, and broadband optoelectronic 
devices, ACS Nano, vol. 6, pp. 3677-3694, 2012. 
 24 
[9] R. Cheaito, J. T. Gaskins, M. E. Caplan, B. F. Donovan, B. M. Foley, A. Giri, et al., 
Thermal boundary conductance accumulation and interfacial phonon transmission: 
Measurements and theory, Phys. Rev. B, vol. 91, pp. 35432-35444, 2015. 
[10] L. D. Bellis, P. E. Phelan, and R. S. Prasher, Variations of acoustic and diffuse mismatch 
models in predicting thermal-boundary resistance, J. Thermophys Heat Transfer, vol. 14, 
pp. 144-150, 2000. 
[11] J. Cho, Y. Li, W. E. Hoke, D. H. Altman, M. Asheghi, and K. E. Goodson, Phonon 
scattering in strained transition layers for GaN heteroepitaxy, Phys. Rev. B, vol. 89, pp. 
115301-115311, 2014. 
[12] D. Kotchetkov, J. Zou, A. A. Balandin, D. I. Florescu, and F. H. Pollak, Effect of 
dislocations on thermal conductivity of GaN layers, Appl. Phys. Lett., vol. 79, pp. 4316-
4318, 2001. 
[13] P. Carruthers, Scattering of phonons by elastic strain fields and the fhermal resistance of 
dislocations, Phys. Rev., vol. 114, pp. 995-1001, 1959. 
[14] J. Zou, D. Kotchetkov, A. A. Balandin, D. I. Florescu, and F. H. Pollak, Thermal 
conductivity of GaN films: Effects of impurities and dislocations, J. Appl. Phys., vol. 92, 
pp. 2534-2539, 2002. 
[15] Z. Su, J. P. Freedman, J. H. Leach, E. A. Preble, R. F. Davis, and J. A. Malen, The impact 
of film thickness and substrate surface roughness on the thermal resistance of aluminum 
nitride nucleation layers, J. Appl. Phys., vol. 113, pp. 213502-213507, 2013. 
[16] P. E. Hopkins, L. M. Phinney, J. R. Serrano, and T. E. Beechem, Effects of surface 
roughness and oxide layer on the thermal boundary conductance at aluminum/silicon 
interfaces, Phys. Rev. B, vol. 82, pp. 85307-85312, 2010. 
 25 
[17] M. D. Losego, M. E. Grady, N. R. Sottos, D. G. Cahill, and P. V. Braun, Effects of 
chemical bonding on heat transport across interfaces, Nat. Mater., vol. 11, pp. 502-506, 
2012. 
[18] P. E. Hopkins, Thermal transport across solid interfaces with nanoscale imperfections: 
effects of roughness, disorder, dislocations, and bonding on thermal boundary 
conductance, ISRN Mech. Eng., vol. 2013, 2013. 
[19] P. E. Hopkins, Multiple phonon processes contributing to inelastic scattering during 
thermal boundary conductance at solid interfaces, J. Appl. Phys., vol. 106, pp. 13528-
13537, 2009. 
[20] P. E. Hopkins and P. M. Norris, Relative contributions of inelastic and elastic diffuse 
phonon scattering to thermal boundary conductance across solid interfaces, J. Heat 
Transfer, vol. 131, pp. 22402-22402, 2009. 
[21] R. M. Costescu, M. A. Wall, and D. G. Cahill, Thermal conductance of epitaxial 
interfaces, Phys. Rev. B, vol. 67, pp. 54302-54306, 2003. 
[22] A. Majumdar and P. Reddy, Role of electron-phonon coupling in thermal conductance of 
metal-nonmetal interfaces, Appl. Phys. Lett., vol. 84, pp. 4768-4770, 2004. 
[23] J.-j. Shi and S.-h. Pan, Electron–interface-phonon interaction and scattering in 
asymmetric semiconductor quantum-well structures, Phys. Rev. B, vol. 51, pp. 17681-
17688, 1995. 
[24] J. A. Rowlette and K. E. Goodson, Fully coupled nonequilibrium electron–phonon 
transport in nanometer-scale silicon FETs, IEEE Trans. Electron Dev., vol. 55, pp. 220-
232, 2008. 
 26 
[25] E. Pop, R. W. Dutton, and K. E. Goodson, Analytic band Monte Carlo model for electron 
transport in Si including acoustic and optical phonon dispersion, J. Appl. Phys., vol. 96, 
pp. 4998-5005, 2004. 
[26] A. Hanisch, B. Krenzer, T. Pelka, S. Möllenbeck, and M. Horn-von Hoegen, Thermal 
response of epitaxial thin Bi films on Si(001) upon femtosecond laser excitation studied 
by ultrafast electron diffraction, Phys. Rev. B, vol. 77, pp. 125410-125415, 2008. 
[27] J. L. Hollander, M. J. Kappers, C. McAleese, and C. J. Humphreys, Improvements in a-
plane GaN crystal quality by a two-step growth process, Appl. Phys. Lett., vol. 92, pp. 
101104-101107, 2008. 
[28] J. Cho, E. Bozorg-Grayeli, D. H. Altman, M. Asheghi, and K. E. Goodson, Low thermal 
resistances at GaN–SiC interfaces for HEMT technology, IEEE Electron Device Lett. , 
vol. 33, pp. 378-380, 2012. 
[29] T. L. Bergman and F. P. Incropera, Introduction to heat transfer: John Wiley & Sons, 
2011. 
[30] H. Raeisi Fard, R. Karlicek, J. Plawsky, and T. Borca-Tasciuc, Reducing thermal 
interface impedance using surface engineering,in Intersociety Conference on Thermal 
and Thermomechanical Phenomena in Electronic Systems, 2014, pp. 222-226. 
[31] K. Lo, W. Liu, L. Pileggi, and M. Asheghi, An electronic packaging design for reduction 
of thermal interface resistance,in Intersociety Conference on Thermal and 
Thermomechanical Phenomena in Electronic Systems, 2006, pp. 525-528. 
[32] L. Tao, S. Theruvakkattil Sreenivasan, and R. Shahsavari, Interlaced, Nanostructured 
Interface with Graphene Buffer Layer Reduces Thermal Boundary Resistance in 
Nano/microelectronic Systems, ACS Appl. Mater. Interfaces, vol. 9, pp. 989-998, 2017. 
 27 
[33] M. Asheghi, M. Touzelbaev, K. Goodson, Y. Leung, and S. Wong, Temperature-
dependent thermal conductivity of single-crystal silicon layers in SOI substrates, J. Heat 
Transfer, vol. 120, pp. 30-36, 1998. 
[34] A. Sood, J. A. Rowlette, C. G. Caneau, E. Bozorg-Grayeli, M. Asheghi, and K. E. 
Goodson, Thermal conduction in lattice–matched superlattices of InGaAs/InAlAs, Appl. 
Phys. Lett., vol. 105, pp. 51909-51913, 2014. 
[35] A. Sood, J. Cho, K. D. Hobart, T. I. Feygelson, B. B. Pate, M. Asheghi, et al., 
Anisotropic and inhomogeneous thermal conduction in suspended thin-film 
polycrystalline diamond, J. Appl. Phys., vol. 119, pp. 175103-175113, 2016. 
[36] Y. Touloukian, R. Powell, C. Ho, and P. Klemens, "Thermophysical properties of matter-
the TPRC Data Series. Volume 2. thermal conductivity-nonmetallic solids," DTIC 
Document1971. 
[37] W. Giauque and P. Meads, The heat capacities and entropies of Aluminum and Copper 
from 15 to 300° K, J. Am. Chem. Soc., vol. 63, pp. 1897-1901, 1941. 
[38] Y. Touloukian and E. Buyco, "Thermophysical properties of matter-The TPRC data 
series. Volume 5. Specific heat-nonmetallic solids," DTIC Document1970. 
[39] P. Flubacher, A. Leadbetter, and J. Morrison, The heat capacity of pure silicon and 
germanium and properties of their vibrational frequency spectra, Philos. Mag., vol. 4, pp. 
273-294, 1959. 
[40] J. Chen, G. Zhang, and B. Li, Thermal contact resistance across nanoscale silicon dioxide 
and silicon interface, J. Appl. Phys., vol. 112, pp. 064319-064325, 2012. 
 28 
[41] A. Jain and A. J. H. McGaughey, Thermal transport by phonons and electrons in 
aluminum, silver, and gold from first principles, Phys. Rev. B, vol. 93, pp. 81206-81210, 
2016. 
[42] F. Yang and C. Dames, Mean free path spectra as a tool to understand thermal 
conductivity in bulk and nanostructures, Phys. Rev. B, vol. 87, pp. 35437-35443, 2013. 
[43] C. Granqvist and R. Buhrman, Ultrafine metal particles, J. Appl. Phys., vol. 47, pp. 2200-
2219, 1976. 
[44] H. Hentzell, C. Grovenor, and D. Smith, Grain structure variation with temperature for 
evaporated metal films, J. Vac. Sci. Technol., A, vol. 2, pp. 218-219, 1984. 
[45] A. J. H. McGaughey and A. Jain, Nanostructure thermal conductivity prediction by 
Monte Carlo sampling of phonon free paths, Appl. Phys. Lett., vol. 100, pp. 61911-
61913, 2012. 
[46] A. M. Marconnet, T. Kodama, M. Asheghi, and K. E. Goodson, Phonon Conduction in 
Periodically Porous Silicon Nanobridges, Nanosc. Microsc. Therm., vol. 16, pp. 199-219, 
2012. 
[47] P. M. Norris, N. Q. Le, and C. H. Baker, Tuning phonon transport: from interfaces to 
nanostructures, J. Heat Transfer, vol. 135, pp. 61604-61616, 2013. 
[48] E. Bozorg-Grayeli, Z. Li, M. Asheghi, G. Delgado, A. Pokrovsky, M. Panzer, et al., High 
temperature thermal properties of thin tantalum nitride films, Appl. Phys. Lett., vol. 99, 
pp. 261906-261908, 2011. 
[49] M. A. Panzer, M. Shandalov, J. A. Rowlette, Y. Oshima, Y. W. Chen, P. C. McIntyre, et 
al., Thermal properties of ultrathin hafnium oxide gate dielectric films, IEEE Electron 
Device Lett. , vol. 30, pp. 1269-1271, 2009. 
 29 
 
 1 
1. Sample Fabrication 
We pattern the square holes for Al pillars using electron-beam lithography on top of ~157 
nm thick thermally grown SiO2 layer on Si substrate. Reactive ion etching (RIE) is used to etch 
holes with square cross-section in the SiO2 up to a depth of ~92 nm. The holes are filled with Al 
using electron-beam evaporation, following which the surface is planarized back down to the top 
of the SiO2 layer using chemical mechanical polishing (CMP). SiO2 surrounding the Al pillars 
acts as a CMP stop since it is chemically resistive to the components in the CMP slurry. Finally, 
a ~94 nm thick Al layer is deposited on top of the planarized surface to serve as an opto-thermal 
transducer layer for thermoreflectance measurements. On the same wafer, non-etched SiO2 
samples are prepared for the thermal characterization of the Al transducer layer and its interface 
with SiO2. The pillar-to-pillar pitch is confirmed using plan-view scanning electron microscopy 
(SEM) before the Al transducer is deposited. Thicknesses of the various layers, namely the Al 
transducer, nanostructured fin array and buried SiO2 are measured using cross-sectional 
transmission electron microscopy (TEM) (see the section 2 for details), and the thicknesses of 
SiO2 both before and after etching are confirmed using optical ellipsometry. 
 
2. Sample dimensions 
We use cross-sectional transmission electron microscopy (TEM) to determine the 
thicknesses of individual layers for all the samples (see Fig. 1 (g, h) in the main manuscript and 
Fig. S1 below).  The thickness of the SiO2 layer located below the nanostructured fin array 
(NFA) is defined as the distance from Si-SiO2 interface to the flat region at the bottom of the Al 
fin. The dimensions for the SiO2 layers increases with decreasing pitch LP since the etch rate for 
SiO2 slows as area of a hole decreases. The thickness of the fin array layer is defined as the 
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vertical distance from the flat region at the bottom of the Al fin to the edge of the trench, which 
corresponds to the height of sidewall cross-section. The upper and lower bounds are measured 
from the base of the fin layer to the highest point of the SiO2 in the layer of the fin array, and the 
lowest point of the interface between the Al pillar and the transducer layer, respectively. This 
variation in film thicknesses is mainly attributed to the planarization process in fabrication. The 
fluctuation reduces with decreasing pitch LP since the SiO2 in the fin layer serves as a more 
effective CMP stop for material in its proximity. The measured thicknesses are summarized in 
Table S1. 
Table S1. Layer thicknesses determined by cross-sectional TEM  
Layer Thickness 
Pitch LP 
200 nm 400 nm 600 nm 800 nm 1.0 µm 1.6 µm 
NFA Layer 
(nm) 
Upper Bound 69 72 71 68 73 75 
Nominal 67 63 67 61 65 66 
Lower Bound 65 61 62 58 62 60 
SiO2 Layer (nm) 87 78 75 73 72 68 
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Figure S1. Cross-section TEMs for the samples not shown in the main text. All of the images 
share the scale bar shown in (d). The thickness of the fin array (NFA) is shown with both the 
upper and lower bounds. 
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3. Time Domain Thermoreflectance (TDTR) 
We measure the effective thermal conductivity of the nanostructured fin array layer in the 
film-normal direction, 𝜅𝑁𝐹𝐴 , using time-domain thermoreflectance (TDTR), an optical pump-
probe technique [1-3]. TDTR technique utilizes ~ 9 ps optical pulses from a pump source to heat 
up the surface of a sample coated with a thin Al transducer layer, and time-delayed probe pulses 
to interrogate the temporal changes in transducer reflectivity as heat diffuses into the sample of 
interest. In these experiments, pump pulses are amplitude modulated at a frequency of 4 MHz to 
enable lock-in detection. Laser spot sizes (1/e2 diameters) of 10.2 ± 0.1 µm and 6.2 ± 0.2 µm are 
used for pump and probe beams, respectively. The total input optical power is ~10 mW, resulting 
in a steady-state temperature rise of ~2 K. The experimental data consist of the in-phase (Vin) 
and out-of-phase (Vout) voltage signals generated by the reflected probe intensity at the lock-in 
amplifier, as a function of time-delay from 0 to 3.6 ns. Unknown thermal properties in the 
sample stack are extracted by fitting the time-series of the ratio (-Vin/Vout) signal to a three-
dimensional solution of the heat equation, accounting for finite conductance of interfaces, 
Gaussian distribution of optical intensity, and in-plane thermal spreading effects [4]. 
 
4. Sensitivity Analysis  
To quantify the sensitivity of the TDTR measurements to the various thermophysical 
parameters in the sample stack, we define and calculate the sensitivity coefficients using the 
equation below: 
 𝑆𝛼 =
𝜕 log (−
𝑉𝑖𝑛
𝑉𝑜𝑢𝑡
)
𝜕 log(𝛼)
 
(S12) 
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where 𝛼 is the parameter of interest, 𝑉𝑖𝑛 and 𝑉𝑜𝑢𝑡 are respectively the in-phase and out-of-phase 
voltage signals at a given time delay. The sensitivity 𝑆𝛼  variation with time delay for some 
important parameters is shown in Fig. S2. A value close to zero indicates negligible sensitivity, 
while a large absolute value implies good sensitivity. The measurements are insensitive to the in-
plane conductivity of the fin-array layer 𝜅𝐹𝑖𝑛,∥  as shown in Fig. S2, because the thermal 
penetration depth at the modulation frequency of 4 MHz (~250 nm) is much smaller than the 
spot size (~10 µm). Further, we have minimal sensitivity to the thermal boundary resistances 
(TBRs) at the Al/Fin, Fin/SiO2 and SiO2/Si interfaces. We use cross-sectional transmission 
electron microscopy to accurately determine the thicknesses of various layers, namely the top Al 
transducer, the fin-array and the SiO2, since the measurements are sensitive to these dimensions.  
Oxidation of aluminum poses additional sources of uncertainty: 1) additional interfacial 
resistance between the pillars and the transducer and 2) variation in heat capacity of the 
transducer layer. The impact of aluminum oxidation on the measurements is summarized in 
Measurement Uncertainty section.  
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Figure S2. Sensitivity analysis for all parameters of the nanostructured fin array (NFA).  
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5. Measurement Uncertainty 
We quantify uncertainties in the extracted conductivities by perturbing the different input 
fitting parameters based on their individual uncertainties. The predominant source of error is the 
variation in the thickness of the layer of the nanostructured fin array (NFA), 𝑡𝑁𝐹𝐴 due to inherent 
unevenness introduced because of the fabrication process. We use cross-sectional TEM images 
to determine the upper and lower bounds of 𝑡𝑁𝐹𝐴 as shown in Table S1, and the propagated 
uncertainties for all samples are summarized in Table S2. 
Besides the predominant uncertainty due to variation in dimensions, Al can be oxidized at 
the interface between Al pillars and the Al transducer layer and on top of the transducer layer, 
creating additional sources of measurement uncertainty. To quantify the impact of the native 
oxide between the pillars and the transducer, we assume a ~3 nm thick native oxide on top of Al 
pillars[5] which can be treated as an interfacial resistance. The native oxide between an Al pillar 
and the top transducer layer occupies a fourth of the unit cell area, and its thermal conductivity is 
~1.6 Wm-1K-1.[6] The thermal boundary resistance due to the oxide is estimated to be ~0.4 
m2KGW-1, which causes a variation of < 1 % in the NFA thermal conductivity. We further 
investigate the impact of the oxidation of Al transducer on its volumetric specific heat. Assuming 
a  ~3 nm thick layer of Al2O3, the volumetric specific heat of the transducer layer increases by 
~0.7 %[7, 8]. This results in up to ~8% variation in thermal conductivity of NFA. We note that 
presence of a native oxide causes marginal change in experimental results, and the propagated 
uncertainties due to Al oxidation are summarized in Table S2.  
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Table S2. Error propagation analysis for TDTR measurements 
Pitch 
LP (nm) 
Thickness of NFA 
TBR  
Al pillar - 
Al 
transducer 
CAl 
(~0.7%) 
Total 
𝑡𝑁𝐹𝐴 
(nm) 
NFA 
(Wm-1K-1) 
NFA 
(Wm-1K-
1) 
NFA 
(Wm-1K-1) 
NFA  
(%) 
Error 
(-) 
Error 
(+) 
Error 
(-) 
Error 
(+) 
Error 
(-/+) 
Error 
(+) 
Error 
(-) 
Error 
(+) 
200 2 2 0.37 0.41 -0.033 0.33 9.4 13.5 
400 2 9 0.37 0.49 -0.007 0.18 12.2 16.9 
600 5 4 0.37 0.53 -0.001 0.14 13.6 20.0 
800 3 7 0.27 0.82 0.004 0.13 10.7 32.7 
1000 3 8 0.28 0.74 0.003 0.11 11.4 30.2 
1600 6 9 0.35 0.77 0.005 0.09 15.0 33.2 
 
 
 
6. Finite Element Simulations 
We use finite element numerical simulations to further investigate thermal conduction in 
the nanostructured fin array. The computational domain comprises a single unit cell of the two-
dimensionally periodic nanostructured fin array structure. Symmetry boundary conditions are 
applied on the sides, which are justified given the large heating spot size of the laser (~10 µm) 
used for TDTR, measurements relative to the pitch of our structures. A uniform heat flux is 
applied over the top Al surface, while the temperature at the bottom of the 10 µm thick Si 
substrate is fixed at 290 K, which is thick enough to ensure a uniform temperature distribution on 
the bottom plane. To consider size effects on the Al pillars, we treat Al pillars and the Al 
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transducer layer to have separate thermal conductivity, and the value for the pillars is obtained 
using a model based on the Boltzmann transport equation as discussed in the main text. We use 
the same thermophysical properties for the other materials and interfaces as used in the TDTR 
model shown in Fig. 2(a). The average temperature on the top Al surface is computed by solving 
the Fourier heat diffusion equations using the COMSOL Multiphysics package. The effective 
thermal resistance of the system is computed using the calculated temperature difference 
between the top and bottom surfaces of the computational domain under the applied heat flux. 
The thermal resistance of the nanostructured fin array layer is extracted by subtracting the 
thermal resistances of the Al transducer, the SiO2 layer below the fin structure, and the Si 
substrate from the total resistance.  
 
7. Estimation of Grain Size  
 The average grain size of the Al transducer is estimated using its experimentally 
measured thermal conductivity. We use Eqs. (1)-(4), applying the same strategy for Al pillars to 
the reduction in thermal conductivity of Al transducer layer, and Λ𝑏𝑜𝑢𝑛𝑑𝑎𝑟𝑦 is approximated to 
be the thickness of the transducer layer. By fitting the thermal conductivity of the Al transducer, 
the averaged grain size 𝑑𝑔𝑟𝑎𝑖𝑛 is estimated to be ~12 nm as shown in Fig. S3. This is within a 
typical range of grain sizes in an evaporated Al film [9, 10]. We note that the averaged grain 
boundary can be larger than the estimated grain size since the value includes possible impact of 
impurity and imperfections.  
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Figure S3. Thermal conductivity of Al depending on grain size. The dashed line is the 
experimentally measured thermal conductivity for the Al transducer, and the red marker 
indicates the grain size that matches the experimental thermal conductivity,  ~ 12 nm.  
 
8. Mean Free Paths due to Boundary Scattering in Al Pillar 
We use a Monte-Carlo type approach to estimate Λ𝑏𝑜𝑢𝑛𝑑𝑎𝑟𝑦 in the pillars. To determine a 
free path due to boundary scattering, we simulate random particles with randomly selected 
locations and directions in a pillar with a boundary that is connected to the top Al transducer 
layer[11, 12]. A free path is calculated as the distance between a randomly selected origin and 
surrounding boundaries along a given direction. This calculation is repeated for 1000 times until 
average of the free paths converges, and the averaged value is Λ𝑏𝑜𝑢𝑛𝑑𝑎𝑟𝑦. The contribution of 
each MFP to thermal conductivity is suppressed by multiplying it with (Λ𝑃𝑖𝑙𝑙𝑎𝑟/Λ𝑏𝑢𝑙𝑘) as seen in 
Eq. (3). The contribution of the MFP is summed to get the spatially averaged thermal 
conductivity value of the Al pillar. The thermal conductivity is estimated to be suppressed from 
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~92 Wm-1K-1 to ~44 Wm-1K-1 upon reducing the half pitch from 1 µm to 10 nm with 25% of Al 
volume fraction, when the thickness of pillars is fixed to 65 nm, as shown in Fig. S4. We note 
that the ballistic effect on Al pillars becomes significant when 𝐿𝑃 is smaller than 200 nm.  
 
Figure S4. The effective thermal conductivity Pillar with varying half pitch LP/2 from 10 nm to 1 
µm, where the thickness of the Al pillar is fixed to be 65 nm.  
 
9. Reduced order thermal model for nanostructured interfaces 
We first derive a temperature distribution in the SiO2 of a nanostructured fin array. Heat 
applied uniformly to the top of the transducer layer conducts two-dimensionally across the 
structured interface in the cross-plane and in-plane directions. Incoming heat flux to the SiO2 
region of the layer of nanostructured fin array is a combination of these heat flux, i.e., transport 
through sidewall interfaces with Al pillars and planar interfaces with a Al transducer layer. This 
incoming heat flux dominates the temperature distribution in the SiO2 region. The temperature 
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profile in the SiO2 is the combination of these impacts of heat flux, which can be approximated 
as, 
 
𝑇(𝑟, 𝑧) ≈ 𝐴(z)exp⁡(
−(𝑟 − 𝑟0)
𝐿𝐶
) + 𝐵(𝑧) (S1) 
where LC is the characteristic thermal length-scale, often referred to as thermal heating length,  
within the SiO2 region of the layer of the fin array. 𝑟0 is the distance from the center of a pillar to 
its outer boundary, i.e., the half of the pillar width, as shown in Fig. S5(a). The exponential term 
is due to heat conduction in the in-plane direction, while the second term describes conduction in 
the cross-plane direction in the SiO2 of the fin array. To simplify the analysis, we assume the fin 
structure and its unit-cell have cylindrical symmetry. Fig. S5(a) shows a cross-sectional view of 
half of the unit cell. The characteristic thermal length-scale is estimated to be 𝐿𝑐 = √𝑡1𝑡2 2⁄ , 
which is ~ 50 nm in our case.[13, 14]  
To satisfy periodic boundary conditions, the temperature gradient in the radial direction must 
be zero at the lateral boundaries of the unit cell. The temperature rise in radial direction has 
insufficient length to decay out within SiO2 region of the fin array as pitch decreases. For LP < 
600 nm, the characteristic thermal length-scale within SiO2 is limited by the pitch. In this regime, 
we approximate the characteristic length to be LC = r0/3, in order to ensure ~ 95% of the 
temperature decays within the unit cell. Fig. S5(b) shows  the normalized radial temperature 
profile within the SiO2 region of the fin array at different planes across its thickness. The 
normalized temperature is defined as below: 
 
𝑇𝑛𝑜𝑟 =
𝑇(𝑟, 𝑧) − ⁡𝐵(𝑧)
𝐴(𝑧)
 (S2) 
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The normalized temperature curves fit well to exponential decay profiles, with the corresponding 
characteristic length-scales given by 𝐿𝑐.  
We determine the closed form of the thermal resistance that is presented to heat flux going 
through sidewall interfaces using the approximate temperature profile derived above. The term 
B(z) in Eq. S1 is first written down under the assumption that it describes purely 1D conduction 
in the film-normal direction, between the Al transducer and the Si substrate, through the SiO2 
layer: 
 
𝐵(𝑧) = ⁡ (
𝑇𝑓𝑖𝑛,ℎ − 𝑇𝑓𝑖𝑛,𝑐
𝑡2
) 𝑧 +⁡(−
𝑡1
𝑡2
⁡𝑇𝑓𝑖𝑛,ℎ +⁡(1 +
𝑡1
𝑡2
) 𝑇𝑓𝑖𝑛,𝑐) (S3) 
where Tfin,h and Tfin,c denote  T(2r0, t1+t2), and T(2r0, t1), respectively as shown in Fig. S5. Using 
the temperature profile, the heat flux through sidewall interfaces calculated to be 
 
𝑞𝑆𝑊(𝑧) = −𝐴𝑆𝑊𝜅𝑆𝑖𝑂2
𝜕𝑇
𝜕𝑟
|
𝑟=𝑟0
=
𝜅𝑆𝑖𝑂2𝐴𝑆𝑊
𝐿𝐶
∆𝑇⁡(𝑧)
1 − exp⁡(−
𝑟0
𝐿𝐶
)
 (S4) 
where, ∆𝑇⁡(𝑧) = 𝑇(𝑟0, 𝑧) − 𝑇(2𝑟0, 𝑧) and ASW is the sidewall area of the Al pillar. To simplify 
the analysis, 𝑞𝑆𝑊  is averaged over the entire thickness of NFA, and ∆𝑇⁡(𝑧) is replaced with 
∆𝑇𝑎𝑣𝑔, 
 
∆𝑇𝑎𝑣𝑔 =
1
𝑡2
∫ 𝑇(𝑟0, 𝑧) − 𝑇(2𝑟0, 𝑧)𝑑𝑧
𝑡1+𝑡2
𝑡1
 (S5) 
We note that a good approximation is that T(r0,z) = T(r0, t1+t2)=Tfin,h , since Al is significantly 
more thermally conducting compared to SiO2, and is therefore isothermal Eq. (S6-8) show how 
we simplify ∆𝑇𝑎𝑣𝑔.  
 
∆𝑇𝑎𝑣𝑔 =
1
2
(⁡𝑇𝑓𝑖𝑛,ℎ − 𝑇𝑓𝑖𝑛,𝑐) =
1
2
∆𝑇𝑓𝑖𝑛 (S6) 
 1
𝑡2
∫ 𝑇(𝑟0, 𝑧)𝑑𝑧
𝑡1+𝑡2
𝑡1
≅ 𝑇𝑓𝑖𝑛,ℎ (S7) 
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 1
𝑡2
∫ 𝑇(2𝑟0, 𝑧)𝑑𝑧
𝑡1+𝑡2
𝑡1
≅
1
2
(𝑇𝑓𝑖𝑛,ℎ + 𝑇𝑓𝑖𝑛,𝑐) (S8) 
The heat flux through the sidewall interface, and the corresponding thermal resistance 𝑅𝑆𝑊 can 
be written as follows, 
 𝑞𝑆𝑊 = 𝜅𝑆𝑖𝑂2
𝐴𝑆𝑊
𝐿𝐶
1
2∆𝑇𝑓𝑖𝑛
1 − exp⁡(−
𝑟0
𝐿𝐶
)
 (S9) 
 𝑅𝑆𝑊 =
2𝐿𝐶
𝜅𝑆𝑖𝑂2𝐴𝑆𝑊
(1 − exp⁡(−
𝑟0
𝐿𝐶
)) (S10) 
We can further approximate 𝑅𝑆𝑊⁡with 5% error as, 
 𝑅𝑆𝑊 ≅
2𝐿𝐶
𝜅𝑆𝑖𝑂2𝐴𝑆𝑊
 (S11) 
 
Knowing the thermal resistance due to sidewall thermal conduction, the equivalent 
thermal circuit for the nanostructured fin array is simplified to that shown in Fig. 3 (b). We 
predict the effective thermal conductivity of the fin array using this thermal circuit model with 
thermal resistance of sidewall interface of 5 and 20 (m2 K GW-1). The thermal resistance for the 
other pathways is extracted from numerical simulations, under the assumption that there is no 
heat flux across the sidewall interfaces. The reduced order model prediction is shown in Fig. S6. 
Although this reduced order model deviates from the finite-element numerical calculations up to 
~24%, the reduced order model provides insights on thermal conduction through sidewall 
interfaces. The discrepancy between the thermal circuit model and the numerical calculation is 
primarily attributed to the assumption that the entire volume of Al is isothermal.  
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Figure S5. (a) Cross-sectional schematic of half of a fin and the contiguous SiO2 layers drawn 
using cylindrical coordinates. The fin layer is outlined within the dashed lines. Fin radius r0 is 
half of the radial distance from the fin-center to the adiabatic lateral surface. (b) Normalized 
radial temperature profile for NFA with various pitches with Eq. S2. The normalized profile is 
shown along planes that are at different heights within the thickness of the NFA layer as shown 
in the inset. 
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Figure S6. Thermal conductivity predictions for nanostructured fin array. The dashed lines are 
obtained from finite-element numerical simulations, while markers are from the reduced order 
model. The values for the reduced model are calculated using sidewall thermal boundary 
resistances (𝑇𝐵𝑅"𝑆𝑊) of 5 and 20 (m
2 K-1 GW-1), shown by the blue crosses and red diamonds, 
respectively.   
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10. Experimental Results in Conductance 
We display the experimental data of nanostructured fin array (NFA) in terms of the thermal 
conductance, and the values are calculated for a 65 nm thick NFA.  
 
Figure S7. Effective cross-plane thermal conductance of the nanostructured fin array as a 
function of the pitch LP. The black solid line indicates the reference case when the samples have 
a layered structure as shown in the bottom-left of the plot.  
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